В каталог

    Side Channel Attacks

    175 курсов
    Hardware Security
    TheIACR

    Hardware Security

    Side-Channel Evaluation and Distinguishers
    TheIACR

    Side-Channel Evaluation and Distinguishers

    Fifty Years of Academic Research in Cryptography and Twenty-Five Years of CHES
    TheIACR

    Fifty Years of Academic Research in Cryptography and Twenty-Five Years of CHES

    Fault Resistance II
    TheIACR

    Fault Resistance II

    Masking Faults in Cryptographic Hardware - CHES 2024 Session
    TheIACR

    Masking Faults in Cryptographic Hardware - CHES 2024 Session

    Post-Quantum Cryptography for Embedded Systems - Welcome and Session I
    TheIACR

    Post-Quantum Cryptography for Embedded Systems - Welcome and Session I

    Leakage in Cryptographic Hardware and Embedded Systems
    TheIACR

    Leakage in Cryptographic Hardware and Embedded Systems

    Machine Learning - CHES 2024
    TheIACR

    Machine Learning - CHES 2024

    Glitches in Cryptographic Hardware - CHES 2024 Session
    TheIACR

    Glitches in Cryptographic Hardware - CHES 2024 Session

    PQC IV High-End - Post-Quantum Cryptography Implementation
    TheIACR

    PQC IV High-End - Post-Quantum Cryptography Implementation

    Masking in Post-Quantum Cryptography
    TheIACR

    Masking in Post-Quantum Cryptography

    Exposing and Exploiting AACSv2 UHD DRM - Full AACSess
    media.ccc.de

    Exposing and Exploiting AACSv2 UHD DRM - Full AACSess

    Jailbreaking TETRA Digital Radios and Base Stations - Security Analysis and Vulnerabilities
    DEFCONConference

    Jailbreaking TETRA Digital Radios and Base Stations - Security Analysis and Vulnerabilities

    Web Timing Attacks That Actually Work - Practical Techniques and Tools
    DEFCONConference

    Web Timing Attacks That Actually Work - Practical Techniques and Tools

    Shesha: Multi-head Microarchitectural Leakage Discovery in New-generation Intel Processors
    USENIX

    Shesha: Multi-head Microarchitectural Leakage Discovery in New-generation Intel Processors

    GoFetch: Breaking Constant-Time Cryptographic Implementations Using Data Memory-Dependent Prefetchers
    USENIX

    GoFetch: Breaking Constant-Time Cryptographic Implementations Using Data Memory-Dependent Prefetchers

    Go Go Gadget Hammer: Flipping Nested Pointers for Arbitrary Data Leakage
    USENIX

    Go Go Gadget Hammer: Flipping Nested Pointers for Arbitrary Data Leakage

    SpecLFB: Eliminating Cache Side Channels in Speculative Executions
    USENIX

    SpecLFB: Eliminating Cache Side Channels in Speculative Executions

    Neural Network Extraction Through Physical Side Channels - A Systematic Review
    USENIX

    Neural Network Extraction Through Physical Side Channels - A Systematic Review

    RIPencapsulation: Defeating IP Encapsulation on TI MSP Devices
    USENIX

    RIPencapsulation: Defeating IP Encapsulation on TI MSP Devices

    Amplifying Threats: The Role of Multi-Sender Coordination in SMS-Timing-Based Location Inference Attacks
    USENIX

    Amplifying Threats: The Role of Multi-Sender Coordination in SMS-Timing-Based Location Inference Attacks