Главная
Study mode:
on
1
Introduction
2
The Chip
3
Challenges
4
Different approaches
5
Constraints
6
Energy Efficiency
7
Computing Neighborhood
8
Grouping
9
Parallelization
10
More Details
11
Memory System
12
Other Form Factors
13
Software
14
Vector Operations
15
Tensor Multiply
16
Example
17
Integer Operations
18
Instructions
19
Benchmarks
20
Maxion
21
Summary
22
Where are we
23
First silicon
Description:
Explore the cutting-edge advancements in Machine Learning Recommendation acceleration through a Stanford seminar featuring Dave Ditzel, founder and executive Chairman of Esperanto Technologies Inc. Dive into the design of the 7nm ET-SoC-1 chip, which incorporates over a thousand low-power RISC-V processors and a distributed on-die memory system. Learn how Esperanto extended the RISC-V instruction set to achieve over 100 TOPS of performance while consuming less than 20 watts of power. Discover the challenges, approaches, and constraints in chip design, including energy efficiency, computing neighborhoods, grouping, and parallelization. Gain insights into the memory system, form factors, software considerations, vector operations, tensor multiplication, and integer operations. Examine benchmarks, the Maxion system, and the current state of development in this fascinating exploration of next-generation ML hardware.

Stanford Seminar - Accelerating ML Recommendation with Over a Thousand RISC-V-Tensor Processors

Stanford University
Add to list
0:00 / 0:00