Главная
Study mode:
on
1
Intro
2
Today's Presenters
3
SDXI Topics
4
Legacy Compute, IO, Memory Bubbles
5
Emerging Bubbles
6
Current Data Movement Standard
7
Application Pattern 1 (Buffer Copies)
8
Application Pattern 2
9
Data in use Memory Expansion
10
SDXI(Smart Data Accelerator Interface)
11
Memory Structures(1) - Simplified View
12
SDXI v1.0 and Beyond
13
Industry Focal Point
14
CXL Delivers the Right Features & Architecture
15
What is CXL?
16
Representative CXL Usages
17
CXL Spec Feature Summary
18
Current Use Cases
19
SDXI Assisted Data Movement in a CXL Architecture
20
CXL and SDXI: The Path Ahead
21
After this Webcast
Description:
Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only! Grab it Learn about standardizing accelerator-assisted memory data movement and transformation in this technical webinar that explores the Smart Data Accelerator Interface (SDXI) and Compute Express Link (CXL) technologies. Dive into how SDXI Technical Work Group is developing an industry-open standard for memory-to-memory data movement and acceleration interface that emphasizes extensibility, forward compatibility, and I/O interconnect technology independence. Explore CXL's role as a Cache-Coherent Interconnect for Processors, Memory Expansion, and Accelerators, designed to support emerging applications like AI and Machine Learning. Understand legacy compute systems, current data movement standards, application patterns for buffer copies, memory expansion, and the integration of SDXI with CXL architecture. Industry experts from Dell Technologies, AMD, and Samsung discuss the technical specifications, use cases, and future roadmap of these complementary technologies that are reshaping high-speed communications and data movement in modern computing systems. Read more

Memory Semantics and Data Movement with CXL and SDXI - Standards and Applications

SNIAVideo
Add to list