Computer Organization and Design with RISC-V

Computer Organization and Design with RISC-V

Dive into a comprehensive 6-hour 25-minute course on computer organization and design using the RISC-V architecture. Master assembly programming through four in-depth parts, explore the intricacies of RISC-V sequential processors, and gain a thorough understanding of cache systems. Delve into cache basics, AMAT, cache misses, performance, and virtual memory. Study RISC-V pipelining, including hazard detection and forwarding techniques. Apply your knowledge with hands-on exercises, implementing recursive factorial and Fibonacci sequences using assembly language in the QtRVSim simulator. Develop a strong foundation in computer architecture and low-level programming with this extensive RISC-V-focused curriculum.