Interface state density effects on “S”. Short Channel Effects (SCE) and Drain Induced Barrier Loweri
18
Velocity Saturation, Ballistic transport, and Velocity Overshoot Effects and Injection Velocity
19
SOI Technology and comparisons with Bulk Silicon CMOS technology
20
SOI MOSFET structures, Partially Depleted (PD)and Fully Depleted (FD) SOIMOSFETs
21
FD SOI MOSFET: Operation Modes and Threshold Voltages and Electric Fields
22
Sub-threshold Slope & SCE suppression in FD SOI MOSFET, Volume Inversion and Ultra thin (UTFD) SOI M
23
Need for MS contact Source/Drain Junction in Nano scale MOSFETs
24
Rectifying and Ohmic contacts and challenges in MS unction source drain MOSFET Technology
25
Effect of Interface states and Fermi level pinning on MS contacts on Si and passivation techniques f
26
Germanium as an alternate to silicon for high performance MOSFETs and the challenges in Germanium Te
27
Germanium MOSFT technology and recent results on surface passivated Ge MOSFETS
28
Compound semiconductors and hetero junction FETsfor high performance
29
GaAs MESFETs: Enhancement and depletion types . Velocity Overshoot effcts in GaAs MESFETs
30
Hetero-junctions and High Electron Mobility Transistors (HEMT)
31
Introduction to Nanomaterials
32
Electronics Nanoelectronics Devices and Materials mod10lec32
33
Electronics Nanoelectronics Devices and Materials mod10lec33
34
Electronics Nanoelectronics Devices and Materials mod10lec34
35
Electronics Nanoelectronics Devices and Materials mod10lec35
36
Electronics Nanoelectronics Devices and Materials mod11lec36
37
Electronics Nanoelectronics Devices and Materials mod11lec37
38
Electronics Nanoelectronics Devices and Materials mod11lec38
39
Electronics Nanoelectronics Devices and Materials mod12lec39
40
Electronics Nanoelectronics Devices and Materials mod12lec40
41
Electronics Nanoelectronics Devices and Materials mod13lec41
Description:
Instructors: Prof. Navakanta Bhat, Prof. S. A. Shivashankar and Prof. K. N. Bhat, Centre for Nano Science and Engineering, IIT Bangalore.
The objective of this course is to present the state of the art in the areas of semiconductor device physics and materials technology to enable Nanoelectronics. The fundamentals of classical CMOS technology will be discussed and the issue in scaling MOSFET in the sub-100 nm regime will be elaborated. In this context, the need for non-classical transistors with new device structure and nanomaterials will be elucidated. The issues in realizing Germanium and compound semiconductor MOSFET will be presented. Extensive materials characterization techniques will also be discussed, which help in engineering high-performance transistors.