Главная
Study mode:
on
1
Intro
2
Overview
3
Introduction
4
Software For Hardware People
5
The Verilog 2 Verilog Decompiler
6
Why Write a Hardware Decompiler?
7
Why Verilog
8
Parsing in Software
9
Hardware for Software People 2
10
Parsing in Hardware
11
Primitives and Flipflops
12
Recompile
13
Recompiling in Software
14
Basic Blocks in software
15
Basic Blocks in Hardware
16
Graph Representation
17
Example Graph
18
Hardware for Software People 3
19
Functions in Software
20
Modules in hardware
21
Signature matching in software
22
Signature matching in hardware
23
Isomorphism Based Matching.
24
Topology Based Matching
25
Subgraph Mining
26
Signature Matching Demo
27
Hardware for software people 4
28
Software for Software People
29
Control Flow in software
Description:
Explore methods for integrated circuit decomposition and hardware decompilation in this conference talk. Delve into techniques for extracting functionality from netlists at a higher abstraction level to reconstruct behavioral Register Transfer Level (RTL) code. Learn about the concept of "hardware decompilation" and its parallels with software decompilation. Discover how existing netlist structure recovery techniques fit into the decompilation pipeline and examine new approaches unique to hardware decompilation. Gain insights into solving computationally hard firmware and hardware security problems, including emerging nondestructive counterfeit detection methods and process automation for hardware security. Compare parsing, recompiling, and control flow concepts between software and hardware domains. Witness a signature matching demo and understand the applications of isomorphism-based matching, topology-based matching, and subgraph mining in hardware decompilation.

The Verilog to Verilog Decompiler

0xdade
Add to list
0:00 / 0:00